WHAT IS CLAIMED IS:

2

3

4

2

3

| 1. | A process | for fal | bricating | a cor | ntact : | in a | semiconductor |
|-----------|-----------|---------|-----------|--------|---------|------|---------------|
| substrate | having a | contact | opening | formed | there | in, | comprising: |

depositing a barrier layer in said contact opening and on at least a portion of said semiconductor substrate;

depositing a contact metal on said barrier layer within said contact opening;

removing a substantial portion of said contact metal and said barrier layer from said semiconductor substrate and forming a contact plug within said contact opening;

subjecting said contact plug to a temperature sufficient to anneal said barrier layer.

- 2. The process of Claim 1 wherein said depositing said barrier layer includes depositing a titanium layer and depositing a titanium nitride layer on said titanium layer.
- 3. The process of Claim 2 wherein said depositing includes depositing said tranium layer and said titanium nitride layer by physical vapor deposition.
 - 4. The process of Claim 1 wherein said depositing said

5

2

3

- 2 barrier layer includes depositing said barrier layer in said
- 3 contact opening formed in a dielectric and having an aspect ratio
- 4 ranging from about 3:1 to about 5:1.
- The process of Claim 1 wherein said depositing a contact
 metal includes depositing tungsten.
 - 6. The process of Claim 5 wherein said depositing includes depositing said tungsten by chemical vapor deposition.
 - 7. The process of Claim 1 wherein said subjecting includes subjecting said contact plug to a rapid thermal anneal process.
 - 8. The process of Claim 1 wherein said depositing a barrier layer includes forming a thickness of said barrier layer ranging from about 5 nm to about 20 nm within said contact opening and forming a field area thickness of said barrier layer on said semiconductor substrate of about 75 nm or greater.
 - 9. The process of Claim 8 wherein said thickness of said barrier layer within said contact opening is about 5% to about 20% of said field area thickness.

- 10. The process of Claim 8 wherein removing a substantial portion includes removing said contact metal and said barrier layer from said field area thickness.
- 11. The process of Claim 10 wherein said removing said contact metal and said barrier layer includes removing said contact metal and said barrier layer by chemical/mechanical polishing processes.

| | 12. 11 920000 |
|------------------|---------------------------------------|
| 2 | comprising: |
| 3 | forming an active device on a s |
| 4 | forming a contact opening in a |
| 5 | active device, said contact opening i |
| 6 | active device; |
| 7 | depositing a barrier layer in s |
| 8 | least a portion of said semiconducto |
| VR. | depositing a contact metal on s |
| 20 m | 1 contact opening/ |
| 画人 | removing a substantial portion |
| 型 \ 型2 | barrier layer from said semiconduc |
| <u>-</u> -13 | contact plug within said contact ope |
| <u>1</u> 4 | subjecting said contact plug t |
| 교 연 대 신 | anneal said barrier layer. |
| T. | |
| <u>ij</u> | 13. The process of Claim 12 |
| 2 | barrier lawer includes depositing a |
| 3 | a titanium nitride layer on said ti |

physical vapor deposition.

2

| 12. A process for fabricating an integrated circuit, |
|---|
| comprising: |
| forming an active device on a semiconductor substrate; |
| forming a contact opening in a dielectric deposited on said |
| active device, said contact opening in electrical contact with said |
| active device; |
| depositing a barrier layer in said contact opening and on at |
| least a portion of said semiconductor substrate; |
| depositing a contact metal on said barrier layer within said |
| contact opening; |
| removing a substantial portion of said contact metal and said |
| barrier layer from said semiconductor substrate and forming a |
| contact plug within said contact opening; |
| subjecting said contact plug to a temperature sufficient to |
| anneal said barrier layer. |
| |
| 13. The process of Claim 12 wherein said depositing said |
| barrier layer includes depositing a titanium layer and depositing |
| a titanium nitride layer on said titanium layer. |
| |
| 14. The process of Claim 13 wherein said depositing includes |
| depositing said titanium layer and said titanium nitride layer by |

2

3

4

5

- The process of Claim 12 wherein said forming said contact 15. opening includes forming said contact opening having an aspect 2 ratio ranging from about 3:1 to about 5:1.
- The process of Claim 12 wherein said depositing a contact 16. metal includes depositing tungsten. 2
 - The process of Claim 16 wherein said depositing includes depositing said tungsten by chemical vapor deposition.
 - The process of Claim 12 wherein said subjecting includes 18. subjecting said contact plug to a rapid thermal anneal process for a period ranging from about 5 seconds to about 60 seconds, a temperature of said rapid thermal anneal process ranging from about 600°C to about 750°C.
 - The process of Claim 12 wherein said depositing a barrier layer includes forming a thickness of said barrier layer ranging from about 5 nm to about 20 nm within said contact opening and forming a field area thickness of said barrier layer on said semiconductor substrate of about 75 nm or greater.

The process of Claim 19 wherein said thickness of said

barrier layer within said contact opening is about 5% to about 20%

of said field area thickness. 3

2

3

4

- The process of Claim 19 wherein removing a substantial 21. portion includes removing said contact metal and said barrier layer 2 from said field area thickness.
 - The process of Claim 21 wherein said removing said 22. contact metal and said barrier layer includes removing said contact metal and said barrier layer by chemical/mechanical polishing processes.
 - The process of Claim 12 wherein forming said active device includes forming an active device having a design width of about 0.25 microns or less.